arXiv
Open Access
2009
Output Width Signal Control In Asynchronous Digital Systems Using External Clock Signal
Mihai Timis
Abstrak
In present paper, I propose a method for resolving the timing delays for output signals from an asynchronous sequential system. It will be used an example of an asynchronous sequential system that will set up an output signal when an input signal will be set up. The width of the output signal depends on the input signal width, and in this case it is very short. There are many synthesis methods, like using a RC group system, a monostable system in design of the asynchronous digital system or using an external clock signal, CK. In this paper will be used an external clock signal, CK.
Topik & Kata Kunci
Penulis (1)
M
Mihai Timis
Akses Cepat
Informasi Jurnal
- Tahun Terbit
- 2009
- Bahasa
- en
- Sumber Database
- arXiv
- Akses
- Open Access ✓