arXiv Open Access 2018

Towards an Area-Efficient Implementation of a High ILP EDGE Soft Processor

Jan Gray Aaron Smith

Lihat Sumber

Abstrak

In-order scalar RISC architectures have been the dominant paradigm in FPGA soft processor design for twenty years. Prior out-of-order superscalar implementations have not exhibited competitive area or absolute performance. This paper describes a new way to build fast and area-efficient out-of-order superscalar soft processors by utilizing an Explicit Data Graph Execution (EDGE) instruction set architecture. By carefully mapping the EDGE microarchitecture, and in particular, its dataflow instruction scheduler, we demonstrate the feasibility of an out-of-order FPGA architecture. Two scheduler design alternatives are compared.

Topik & Kata Kunci

cs.AR

Penulis (2)

Jan Gray

Aaron Smith

Format Sitasi

APA MLA BibTeX

Gray, J., Smith, A. (2018). Towards an Area-Efficient Implementation of a High ILP EDGE Soft Processor. https://arxiv.org/abs/1803.06617

Akses Cepat

Lihat di Sumber

Informasi Jurnal

Tahun Terbit: 2018
Bahasa: en
Sumber Database: arXiv
Akses: Open Access ✓